

MT1101

Baseband Transceiver Adapter Module

The MT1101 is an Baseband Transceiver adapter module designed to work in conjunction with your NI FlexRIO™ FPGA module. The MT1101 features the following connectors and chips:

- 2-channel, 125MS/s analog-to-digital converter (ADC) with 14-bit accuracy
- 4-channel, 125MS/s (1.0GS/s after interpolation) digital-to-analog converter (DAC) with 16-bit accuracy
- Timing chip with clocking options from the backplane and the front panel
- The following front panel connectors:
 - CLK IN
 - AI 0
 - AI 1
 - AO 0+
 - AO 0-
 - AO 1+
 - AO 1-
 - AO 2
 - AO 3
 - AUX IO

This document contains signal information and lists the specifications of the MT1101, which is composed of the NI FlexRIO FPGA module and the MT1101. This document also contains tutorial sections that demonstrate how to acquire data using a LabVIEW FPGA Example VI and how to create and run your own LabVIEW project with the MT1101.



Note MT1101 refers to the combination of your MT1101 adapter module and your NI FlexRIO FPGA module. MT1101 refers to your MT1101 adapter module only.



Note The MT1101 is only compatible with the NI PXIe-796xR FPGA modules.




Note Before configuring your MT1101, you must install the appropriate software and hardware. Refer to the *NI FlexRIO FPGA Module Installation Guide and Specifications* for installation instructions.



Note For EMC compliance, operate this device according to the documentation.

The following figure shows an example of a properly connected MT1101 to FlexRIO device.

Figure 1. FlexRIO Device



Related Information

[MT1101 Specifications](#) on page 17

Contents

Electromagnetic Compatibility Guidelines.....	3
Connecting Cables.....	4
How to Use Your NI FlexRIO Documentation Set	4
Key Features.....	6
Configuration	6
Front Panel and Connector Pinouts	6
AUX IO Connector	8
Block Diagram	9
MT1101 Component-Level Intellectual Property (CLIP).....	10
MT1101 CLIP	11
Programmable Chips	12
Using Your MT1101 with a LabVIEW FPGA Example VI	12
Using the Included Streaming Example	13
Creating a LabVIEW Project	13
MT1101 Configuration Design Library	15
FPGA VI Requirements	16
Host VI Requirements.....	16
Clocking.....	17
MT1101 Specifications	17
AI 0/1 Front Panel Connector	18
CLK IN Front Panel Connector	19
AO 0-3 Front Panel Connector.....	20
Baseband Characteristics	21
AUX IO (DIO <0...11>, and +3.3 V power)	22
Environment.....	23
Installing PXI EMC Filler Panels.....	24

Electromagnetic Compatibility Guidelines

This product was tested and complies with the regulatory requirements and limits for electromagnetic compatibility (EMC) stated in the product specifications. These requirements and limits are designed to provide reasonable protection against harmful interference when the product is operated in the intended operational electromagnetic environment.

This product is intended for use in industrial locations. However, harmful interference may occur in some installations, when the product is connected to a peripheral device or test object, or if the product is used in residential or commercial areas. To minimize interference with radio and television reception and prevent unacceptable performance degradation, install and use this product in strict accordance with the instructions in the product documentation. Furthermore, any modifications to the product not expressly approved by National Instruments could void your authority to operate it under your local regulatory rules.



Caution To ensure the specified EMC performance, operate this product only with shielded cables and accessories.



Caution To ensure the specified EMC performance, the length of all I/O cables must be no longer than 3 m (10 ft).



Caution To ensure the specified EMC performance, you must install PXI EMC Filler Panels (National Instruments part number 778700-1) in adjacent chassis slots.

Related Information

[Installing PXI EMC Filler Panels](#) on page 25

Connecting Cables

1. Use any shielded 50Ω SMB cable to connect signals to the connectors on the front panel of your device.

Related Information

[MT1101 Specifications](#) on page 17

How to Use Your NI FlexRIO Documentation Set

Refer to Figure 2 and Table 1 to learn how to use your FlexRIO documentation set.

Figure 2. How to Use Your NI FlexRIO Documentation Set.




Table 1. NI FlexRIO Documentation Locations and Descriptions

Document	Location	Description
<i>NI FlexRIO FPGA Module Installation Guide and</i>	Available from the Start menu and at ni.com/manuals .	Contains installation instructions for your NI FlexRIO system and specifications for your FPGA
<i>MT1101 User Manual and Specifications</i> (this document)	Available from at www.mush-tech.com	Contains signal information, examples, CLIP details, and specifications for your adapter module.
<i>LabVIEW FPGA Module Help</i>	Embedded in <i>LabVIEW Help</i> and at ni.com/manuals .	Contains information about the basic functionality of the LabVIEW FPGA Module.
<i>NI FlexRIO Help</i>	Available from the Start menu and at ni.com/manuals .	Contains FPGA Module, adapter module, and CLIP configuration information.
LabVIEW Examples	Available in NI Example Finder.	Contains examples of how to run FPGA VIs and Host VIs on your device.

Table 1. NI FlexRIO Documentation Locations and Descriptions (Continued)

Document	Location	Description
IP Net	ni.com/ipnet	Contains LabVIEW FPGA functions and intellectual property to share.
NI FlexRIO product page	ni.com/flexrio	Contains product information and data sheets for NI FlexRIO devices.

Key Features

The MT1101 includes the following key features:

Instantaneous bandwidth.....50 MHz bandwidth and unfiltered version

ADC.....14-bit dual channel at 125 MS/s

DAC.....16-bit quad channel at 125 MS/s, interpolated to 1 GS/s

Configuration

You can configure the MT1101 as follows:

- 2 differential transmitter channel, 16-bit, 1GS/s (x4, x8, x16 interpolation)
- 2 single ended transmitter channel, 16-bit, 1 GS/s (x4, x8, x16 interpolation)
- 2 receiver channel, 14-bit, 125 MS/s

Front Panel and Connector Pinouts

Table 2 shows the front panel connector and signal descriptions for the MT1101.



Caution To avoid permanent damage to the MT1101, disconnect all signals connected to the MT1101 before powering down the module, and connect signals


only after the adapter module has been powered on by the NI FlexRIO FPGA module



Caution Connections that exceed any of the maximum ratings of any connector on the MT1101 can damage the device and the chassis. NI is not liable for any damage resulting from such connections.

Related Information

[MT1101 Specifications](#) on page 17

Device Front Panel	Connector	Signal Description
	CLK IN	Reference Clock input, 50 Ω single-ended, +20 dBm max.
	AI 0	Analog Input Channel 0, single-ended analog input
	AI 1	Analog Input Channel 1, single-ended analog input
	AO 0+	Analog Output Channel 0+, differential analog output
	AO 0-	Analog Output Channel 0-, differential analog output
	AO 1+	Analog Output Channel 1+, differential analog output
	AO 1-	Analog Output Channel 1-, differential analog output
	AO 2	Analog Output Channel 2, single-ended analog output
	AO 3	Analog Output Channel 2, single-ended analog output
	AUX IO	Refer to Table 3 for the signal list and descriptions.
	AUX IO	Refer to Table 3 for the signal list and descriptions.

AUX I/O Connector

Table 3. MT1101 AUX I/O Connector Pin Assignments

AUX I/O Connector	Pin	Signal	Signal Description
	1	Port 0 (DIO 0)	Bidirectional single-ended (SE) digital (DIO) data channel.
	2	GND	Ground reference for signals.
	3	Port 0 (DIO 1)	Bidirectional SE DIO data channel.
	4	Port 0 (DIO 2)	Bidirectional SE DIO data channel.
	5	GND	Ground reference for signals.
	6	Port 0 (DIO 3)	Bidirectional SE DIO data channel.
	7	Port 1 (DIO 0)	Bidirectional SE DIO data channel.
	8	GND	Ground reference for signals.
	9	Port 1 (DIO 1)	Bidirectional SE DIO data channel.
	10	Port 1 (DIO 2)	Bidirectional SE DIO data channel.
	11	GND	Ground reference for signals.
	12	Port 1 (DIO 3)	Bidirectional SE DIO data channel.
	13	Port 2 (DIO 0)	Bidirectional SE DIO data channel.
	14	+3.3 V	+3.3 V power (50 mA maximum).
	15	Port 2 (DIO 1)	Bidirectional SE DIO data channel.
	16	Port 2 (DIO 2)	Bidirectional SE DIO data channel.
	17	GND	Ground reference for signals.
	18	+3.3 V	+3.3 V power (50 mA maximum).
	19	Port 2 (DIO 3)	Bidirectional SE DIO data channel.




Caution The AUX I/O connector accepts a standard, third-party HDMI cable, but the AUX I/O port is not an HDMI interface. Do not connect the AUX I/O port on the MT1101 to the HDMI port of another device. MT is not liable for any damage resulting from such signal connections.

Block Diagram

The following figure shows the MT1101 block diagram.

Figure 3. MT1101 Block Diagram




MT1101 Component-Level Intellectual Property (CLIP)

The LabVIEW FPGA Module includes component-level intellectual property (CLIP) for HDL IP integration. NI FlexRIO devices support two types of CLIP: user-defined and socketed.

- *User-defined CLIP* allows you to insert HDL IP into an FPGA target, enabling VHDL code to communicate directly with an FPGA VI.
- *Socketed CLIP* provides the same IP integration of the user-defined CLIP, but also allows the CLIP to communicate directly with circuitry external to the FPGA. Adapter module socketed CLIP allows your IP to communicate directly with both the FPGA VI and the external adapter module connector interface.

The following figure shows the relationship between an FPGA VI and the CLIP.

Figure 4. CLIP and FPGA VI Relationship



The MT1101 ships with socketed CLIP items that add module I/O to the LabVIEW project.

MT1101 CLIP

The MT1101 CLIP provides access to two receive channels and four transmit channels. The CLIP also provides a User Command interface for common configurations of the baseband clocking.

Configure the baseband clocking using one of the following settings:

- Internal Sample Clock
- Internal Sample Clock locked to an external Reference Clock through the CLK IN connector
- External Sample Clock through the CLK IN connector
- Internal Sample Clock locked to an external Reference Clock through the Sync Clock

This CLIP also contains a SPI interface, which directly programs registers on all programmable devices, such as the analog-to-digital converter (ADC) and the digital-to-analog converter (DAC). Programming registers on these devices allows for more advanced configuration.

Refer to the *NI FlexRIO Help* for more information about NI FlexRIO CLIP items, configuring the MT1101 with a socketed CLIP, and a list of available socketed CLIP signals.

Programmable Chips

You can program the following chips from the CLIP.

Table 4. Programmable Chips

Chip
ADC
DAC
Clock Distribution

Using Your MT1101 with a LabVIEW FPGA Example VI



Note You must install the software before running this example. Refer to the *NI FlexRIO FPGA Installation Guide and Specifications* for more information about installing your software.

The NI FlexRIO Adapter Module Support software includes an example project to help you get started creating your LabVIEW FPGA application. This section explains how to use an existing LabVIEW FPGA example project to generate and acquire samples with the MT1101. This example requires at least one SMA cable for connecting signals to your MT1101.



Note The examples available for your device are dependent on the version of the software and driver you are using. For more information about which software versions are compatible with your device, visit ni.com/info, enter `rd software version` in the text field, and click the NI FlexRIO link in the results.

The MT1101 example project includes the following components:

- A LabVIEW FPGA VI that can be compiled and run on the FPGA embedded in the hardware
- At least one VI that runs on Windows and interacts with the LabVIEW FPGA VI



Note In the LabVIEW FPGA Module software, NI FlexRIO adapter modules are referred to as *IO Modules*.

Using the Included Streaming Example

Complete the following steps to run an example that acquires a waveform using the MT1101.

1. Connect an antenna to the AI 0 connector on the front panel of the MT1101.
2. Launch LabVIEW.
3. Select **File»Open Project**.
4. Navigate to<labview>\examples\instr\MT1101\Getting Started.
5. Select **MT1101 Getting Started.lvproj**.
6. In the **Project Explorer** window, select **MT1101 Getting Started (Host).vi** under **My Computer** to open the host VI. The Open FPGA VI Reference function in this VI uses the NI 7965R as the FPGA target by default. If you are using an NI FlexRIO FPGA module other than the NI 7965R, complete the following steps to change to the FPGA VI to support your target.
 - a) On the block diagram, right-click the Open FPGA VI Reference (PXI-7965R) function and select **Configure Open FPGA VI Reference**.
 - b) In the **Configure Open FPGA VI Reference** dialog box, click the **Browse** button next to the **Bit file** button.
 - c) In the **Select Bit file** dialog box that opens, select the bit file for your desired target. The bit file name is based on the adapter module, example type, and FPGA module.
 - d) Click the **Select** button.
 - e) Click **OK** in the **Configure Open FPGA VI Reference** dialog box.
 - f) Save the VI.
7. On the front panel, in the **RIO Device** pull-down menu, select an MT1101 resource that corresponds with the target configured in step 6.
8. Click the **Run** button to run the VI.
9. The VI acquires data and displays the captured waveform on the **Timing Diagram and Power Spectrum** graphs.
10. Click the **STOP** button to stop the VI.
11. Close the VI.

Creating a LabVIEW Project

This section explains how to set up your target and create an FPGA VI and host VI for data communication. This section focuses on proper project configuration, proper CLIP configuration, and how to access MT1101 I/O nodes.

Creating a Project

1. Launch LabVIEW, or if LabVIEW is already running, select **File » Create Project**.
2. In the **Create Project** dialog box, select **LabVIEW FPGA Project** and click **Finish**.
3. Select **FlexRIO on My Computer** and click **Next**.

4. Either discover a LabVIEW FPGA target in your system or create a new system and specify an FPGA target for which to construct a project.
5. Click **Finish** in the **Project Preview** dialog box.
6. Click **File** » **Save** and specify a name for the project.

Creating an FPGA Target VI

1. In the **Project Explorer** window, expand **FPGA Target**.
2. Right-click **IO Module** in the **Project Explorer** window and select **Properties**.
3. Select **Enable IO Module**.
4. Select the MT1101 from the **IO Module** list. The available CLIP for the MT1101 is displayed in the **Component Level IP** pane.
5. Select MT1101 in the **Name** list of the **Component Level IP** pane.
6. Right-click **FPGA Target** and select **New** » **FPGA Base Clock**.
7. In the **Resource** pull-down menu, select **IO Module Clock 0** and click **OK**.
8. Right-click **FPGA Target** and select **New** » **FPGA Base Clock**.
9. In the **Resource** pull-down menu, select **IO Module Clock 1** and click **OK**.



Note Configuring these clocks is required for proper CLIP operation. Refer to the MT1101 CLIP topics in the *NI FlexRIO Help* for more information about configuring your clocks.

10. Select **File** » **Open** and select `<labview>\examples\instr\MT1101\Getting Started\MT1101 FPGA.vi`.
11. Select **File** » **Save As**.
12. Select **Copy** » **Open Additional Copy** and check **Add Copy to <your project name>.lvproj**.
13. Select the destination folder for the new file, specify a file name, and click **OK**. Use this FPGA VI with the MT1101 Configuration Design Library.
14. Add any FPGA code, controls, and indicators that you need. Refer to `MT1101 Getting Started.lvproj` for example FPGA code, controls, and indicators.
15. Click the **Run** button. LabVIEW creates a default build specification and begins compiling the VI. The **Generating Intermediate Files** window displays the code generation process. The **Compilation Status** window displays the progress of the compilation. The compilation takes several minutes.
16. Click **Close** in the **Compilation Status** window.
17. Save and close the VI.
18. Save the project.

Creating a Host VI

1. In the **Project Explorer** window, right-click **My Computer** and select **New» VI** to open a blank VI.
2. Select **Window »Show Block Diagram** to open the VI block diagram.
3. Add the Open FPGA VI Reference function from the FPGA Interface palette to the block diagram.
4. Right-click the Open FPGA VI Reference function and select **Configure Open FPGA VI Reference**.
5. In the **Configure Open FPGA VI Reference** dialog box, select **VI** in the **Open** section.
6. In the **Select VI** dialog box, select your project under your device and click **OK**.
7. Click **OK** in the **Configure Open FPGA VI Reference** dialog box. The target name appears under the Open FPGA VI Reference function in the block diagram.
8. Select **File » Open** and select `<labview>\instr.lib\MT1101\`
9. Add any VIs from this folder that you need.
10. Open the FPGA Interface palette.
11. Add any Read/Write Control or Invoke Method nodes necessary to configure and communicate with your FPGA VI.
12. Add the Close FPGA VI Reference function to your block diagram.
13. Wire the FPGA VI Reference function to the Close FPGA VI Reference function.
14. Save and close the VI.
15. Save the project.

Run the Host VI

1. Open the front panel of your host VI.
2. Click the **Run** button to run the VI.

MT1101 Configuration Design Library

The MT1101 Configuration Design Library consists of host and FPGA VIs that provide an interface to configure the hardware on the MT1101.

The library allows you to perform the following actions:

- Configure the RF signal path
- Read from and write to the EEPROM
- Configure the clocks
- Reinitialize the CLIP
- Query for CLIP errors

The MT1101 Configuration Design Library relies on the Register Bus Design Library. The Register Bus provides a packet-based configuration interface which exposes all of the address spaces of the configurable chips and subsystems of the adapter module, without requiring hundreds of controls and indicators on your FPGA VI front panel.

The MT1101 Configuration Design Library host VIs all require a register bus object for the device you want to configure. Create the register bus object using `Open Session.vi`, or use `MT1101 Open.vi`.

For more information about how to use the NI-579x Configuration Design Library, refer to the example locate `dat<labview>\examples\instr\MT1101\Getting Started\MT1101 Getting Started.lvproj`.

FPGA VI Requirements

Copy all the controls, indicators, and FPGA logic required to use the MT1101 Configuration Design Library from the following VI: `<labview>\examples\instr.lib\MT1101\MT1101 Open.vi`. The FAM Support installer installs this VI on your system.

Configure your FPGA target to contain a FIFOs with the following configuration.

- Names : ADC CH0 FIFO / ADC CH1 FIFO
- Type: Target to Host - DMA
- Requested number of elements: 32768
- Data type: U16
- Arbitration for read: Arbitrate if multiple requestors only
- Number of elements per write: 1
- Names : DAC CH0 FIFO / DAC CH1 FIFO / DAC CH2 FIFO / DAC CH3 FIFO
- Type: Host to Target - DMA
- Requested number of elements: 16384
- Data type: U16
- Arbitration for read: Arbitrate if multiple requestors only
- Number of elements per read: 1

Configure your FPGA target to contain a memories with the following configuration.

- Names : DAC Memory - CH0 / DAC Memory - CH1 / DAC Memory - CH2 / DAC Memory - CH3
- Requested number of elements: 16384
- Data type: U16
- Interface A Arbitration: Arbitrate if multiple requestors only
- Interface B Method: Write
- Interface B Arbitration: Arbitrate if multiple requestors only

Host VI Requirements

Configure your host VI to use the MT1101 Configuration Design Library using the following configuration:

1. Create a Register Bus object for your device and initialize the session using `MT1101 Open.vi`.
2. Use any of the MT1101 Configuration Design Library Host VIs using the Register Bus

object returned by the MT1101 Open VI.

3. To access the Host VIs, select **Functions»Instrument I/O»Instrument Drivers»MT1101**.
4. Close the session using the MT1101 Close VI.

Clocking

The MT1101 clock source controls the sample rate and other timing functions on the device. The following table contains information about the possible MT1101 clock sources.

Table 5. MT1101 Clock Sources

Clock	Frequency	Source Options
Sample Clock	125 MHz	• Free-running and internally sourced
Reference Clock	125 MHz	• External through the CLK IN front panel connector

Type of Clock Oscillator - CCSO-914X3-1000 (1 GHz):

Phase Noise Typical:	1kHz	-112 dBc/Hz
	10kHz	-142 dBc/Hz
	100kHz	-155 dBc/Hz
	1MHz	-167 dBc/Hz
	10MHz	-168 dBc/Hz

MT1101 Specifications

Specifications are warranted by design and under the following conditions unless otherwise noted:

- Chassis fan speed is set to High. In addition, NI recommends using slot blockers and EMC filler panels in empty module slots to minimize temperature drift.
- The MT1101 uses NI LabVIEW and LabVIEW FPGA software.

Specifications describe the warranted product performance over ambient temperature ranges of 0 °C to 55 °C, unless otherwise noted.

Typical values describe useful product performance beyond specifications that are not covered by warranty and do not include guard bands for measurement uncertainty or drift. Typical values may not be verified on all units shipped from the factory. Unless otherwise noted, typical values cover the expected performance of units over ambient temperature ranges of 23 °C ± 5 °C with a 90% confidence level, based on measurements taken during development or production.

Nominal values (or supplemental information) describe additional information about the product that may be useful, including expected performance that is not covered under *Specifications* or *Typical* values. Nominal values are not covered by warranty.

Related Information

[Front Panel and Connector Pinouts](#) on page 6

[Connecting Cables](#) on page 4

[MT1101 User Manual and Specifications](#) on page 1

AI 0÷1 Front Panel Connectors

Amplitude Range

AI input range2V (pp)

Typical Characteristics



Note All values are typical.




Figure 9. FFT For 20MHz Input Signal




Figure 10. FFT For 170MHz Input Signal




Figure 11. FFT For 300MHz Input Signal




Figure 12. FFT For Two-Tone Input Signal




Figure 13. Performance vs Input Amplitude




Figure 14. Performance vs Input Amplitude

CLK IN Front Panel Connector

Frequency

Reference Clock.....125 MHz multiple up to 1 GHz

Sample Clock.....125 MHz

Amplitude

Square.....0.7V_{pk-pk} to 5.0V_{pk-pk} into 50Ω, typical

Sine.....1.4V_{pk-pk} to 5.0V_{pk-pk} (1V_{RMS} to 3.5V_{RMS})
into 50Ω, typical

Input impedance.....50Ω, nominal

Coupling.....AC

AO 0÷3 Front Panel Connectors

Amplitude Range

AO output range1.4V (pp)

Typical Characteristics



Note All values are typical.




Figure 15. Integral Nonlinearity




Figure 16. Differential Nonlinearity




Figure 17. SFDR vs Output Frequency Over Input Scale




Figure 18. Second Harmonic Distortion vs Output Frequency Over Input Scale




Figure 19. Third Harmonic Distortion vs Output Frequency Over Input Scale




Figure 19. IMD3 vs Output Frequency Over Input Scale

Baseband Characteristics

ADC

Resolution.....	14 bits
Data rate.....	125 MS/s
Samples per cycle.....	1

DAC

Resolution.....	16 bits
Data rate(default mode).....	125 MS/s (automatically interpolated to 1GS/s)
Samples per cycle.....	1

Dimensions and Weight

Dimensions.....	12.9 × 2.0 × 12.1 cm (5.1 × 0.8 × 4.7 in)
Weight.....	413 g (14.6 oz)
I/O.....	AI 0, AI 1, AO 0+, AO 0-, AO 1+, AO 1-, AO 2, AO 3, CLK IN
Power.....	3 W, nominal

AUX I/O (DIO <0...11>, and +3.3 V power)

General Characteristics

Number of channels.....	12 bidirectional (12 DIO and 2 Pw)
Connector type.....	HDMI
Interface standard.....	3.3 LVCMOS
Interface logic	
Maximum V_{IL}	0.8V
Minimum V_{IH}	2.0V
Maximum V_{OL}	0.4V
Minimum V_{OH}	2.7V
Maximum V_{OH}	3.6V
Z_{OUT}	50Ω±20%
$I_{OUT}(DC)$	±2mA
Pull-down resistor.....	150 kΩ
Recommended operating voltage.....	-0.3 V to 3.6 V Overvoltage protection
.....	±5 V
Maximum toggle frequency.....	6.6 MHz
+3.3 V maximum power.....	100 mA
+3.3 V voltage tolerance.....	3.1 V to 3.4 V

Environment

Maximum altitude.....2,000 m (at 25 °C ambient temperature)

Pollution Degree2

Indoor use only.

Operating Environment

Ambient temperature range0 °C to 55 °C

Relative humidity range.....10% to 90%,

Storage Environment

Ambient temperature range-40 °C to 70 °C

Relative humidity range.....5% to 95%,


Operational shock.....30 g peak, half-sine, 11 ms pulse

Installing PXI EMC Filler Panels

To ensure specified EMC performance, PXI EMC filler panels must be properly installed in your NI FlexRIO system. The PXI EMC filler panels (National Instruments part number 778700-01) must be purchased separately. For more installation information, refer to the *NI FlexRIO FPGA Module Installation Guide and Specifications*.

1. Remove the captive screw covers.
2. Install the PXI EMC filler panels by securing the captive mounting screws to the chassis, as shown in the figure below. Make sure that the EMC gasket is on the right side of the PXI EMC filler panel.

Figure 13. PXI EMC Filler Panels and Chassis



1. Captive Screw Covers
2. Captive Mounting Screws
3. EMC Gasket



Note You must populate all slots with a module or a PXI EMC filler panel to ensure proper module cooling. Do not over tighten screws (2.5 lb · in maximum). For additional information about the use of PXI EMC filler panels in your PXI system, visit ni.com/info and enter `emc panels`.

Related Information

[Electromagnetic Compatibility Guidelines](#) on page 3

Where to Go for Support

The Mush Technologies Web site is your complete resource for technical support. At www.mush-tech.com you have access to everything from troubleshooting and application development self-help resources to email and phone assistance from MT Application Engineers.

Mush Technologies corporate headquarters is located at 123 Hovsep Emin Street, EIF entrance, Yerevan, 0051, Armenia, Phone: +37410 21 97 26.